Debugging Training

Home > Course

Debugging Training

  • Overview of Basics of Dubbing , EM, IR.(Theory : 3 hrs)
    Average Dubbing Calculation and Static Analysis.(Theory : 3 hrs)
    IP Modelling Techniques (Theory : 3hrs)
    APL Characterisation(3hrs)
    Dynamic Analysis Vectorless Single Cycle and Multi Cycle Flows (Theory 3 hrs)
    Dynamic Vectored Analysis(3 hrs)
    Redhawk Signal EM(3hrs)
    Low Debugging Design Analysis(3 hrs)
    Setup of flow(3hrs)
    Day 1:
    Overview of Debugging skills.
    Labs: Understanding of Input files of Redhawk, Setting up of Redhawk Env.
    Day 2:
    Basics of Debugging, EM, IR.
    Data Preparation Generation of Collaterals from ICC
    Understanding Volcano Design.
    IP Modelling Techniques.
    Labs:
    Analyzing of APL using utilities Aqua and ACE.
    Sanity Checks of all Inputs Colleterals.
    Day 3:
    Grid Weakness Checks, Resistance Extraction.
    Labs:
    Performing PG Resistance Analysis - effective resistance of Instances, Pin Path Resistance Checks
    Missing Vias Checks,
    Analyzing Shorts,
    Disconnected Instances,
    Connectivity Checks.
    Day 4 & 5:
    Average Debugging Calculation,
    Static Analysis Theory,
    Redhawk Static IR/EM Flow
    Labs:
    Setting Up of GSR for Static Run.
    Creation of Command run file.
    Debugging Calculation in Static Analysis using Toggle rate.
    Debugging Calculation in Static Analysis using BPFS.
    Doing experiments with BPFS.
    Exploration of Redhawk TCL Commands for advanced Debugging of IR Drop.
    Creation of Custom lib’s for Missing PG Arcs.
    Exploration of Redhawk Explorer.
    Exploration of Debugging Maps.
    Package and PAD Constraints.
    Results Exploration and Debugging.
    Debugging EM Violations.
    Analyzing Hot spots.
    Analysis Battery Currents and Demands Currents.
    Day 6 & 7.
    Dynamic Vectorless Analysis
    Dynamic Flow
    Labs:
    Setting Up of GSR for Static Run.
    Creation of Command run file.
    Plotting Instance current
    Min, Max, Avg DVD in Timing Window and min DVD in Whole Simulation Cycle.
    Analysis of Switches and its equivalent reports
    Wire IR Drops
    Exploration of DVD Histograms.
    Plotting Instance Voltage Waveform.
    Plotting Switching Histograms.
    Analyzing Switching events
    Decap Density Maps
    Dynamic Voltage Drop Movie.
    Analysis Dynamic Reports
    Design Weakness Checks
    Pad Current Checks
    Decap Efficiency Checks
    Simultaneous Switching Checks
    Frequency Domain based Demand Current Checks
    Voltage Domain based Demand Current Checks
    Cross Probing Violations in Redhawk GUI
    Hotspot Analysis Summary
    DVD Check – Instance Level Debug
    Short Path Tracing of Instances
    Debugging EM Checks
    Day 8:
    Multicycle Vectorless Analysis
    Labs:
    Correlation between Single Cycle and Multicycle analysis
    Cycle based Switching
    All labs on Dynamic Vectorless will be applicable to Multicycle
    Running Debugging IR/EM on Volcano or ORCA_TOP
    Running Redhawk on Debugging IR/EM Ansys Design.
    Assignments
    Labs:
    Static EM/IR Analysis.(6hrs)
    Dynamic EM/IR Vectorless Analysis Single Cycle.(6hrs)
    Dynamic EM/IR Vectorless Analysis Multi Cycle.(6 hrs)
    Dynamic Vectored Analysis Worst Debugging Cycle.(6hrs)
    Dynamic Vectored Analysis Worst dpdt Cycle.(6 hrs)
    Signal EM Analysis.(3hrs)
    Low Debugging Design Analysis(6 hrs)
Demo video
Demo Video
Unit NumberTopicDuration (Mins)
1Debug techniques course overview5
2Memory controller debug for port level connection issue49
3AXI2OCP bridge debug for transaction hanging46
4Ethernet MAC register write read testcase debug120
5Register access testcase coding and debug : Front door and back door access with all 4 combinations155
6MAC FD transmit test coding and debug149
7MAC FD Transmit test debug155
8MAC FD receive test case coding and debug112
9MAC FD receive test case debug138
10SOC : Testcase debug techniques31
11SOC : Testcase debug points, verification closure46
12GLS - X-Prop, X Prop tracing11
13GLS - Memory controller timing GLS debug105
14GLS - Memory controller design X Prop tracing122
15GLS - Memory controller Unit delay simulations bringup125
16How to view Signals in side object in the waveform10
 
Curriculum
  • Overview of Basics of Dubbing , EM, IR.(Theory : 3 hrs)
    Average Dubbing Calculation and Static Analysis.(Theory : 3 hrs)
    IP Modelling Techniques (Theory : 3hrs)
    APL Characterisation(3hrs)
    Dynamic Analysis Vectorless Single Cycle and Multi Cycle Flows (Theory 3 hrs)
    Dynamic Vectored Analysis(3 hrs)
    Redhawk Signal EM(3hrs)
    Low Dubbing Design Analysis(3 hrs)
    Setup of flow(3hrs)
    Day 1:
    Overview of Dubbing skills.
    Labs: Understanding of Input files of Redhawk, Setting up of Redhawk Env.
    Day 2:
    Basics of Dubbing, EM, IR.
    Data Preparation Generation of Collaterals from ICC
    Understanding Volcano Design.
    IP Modelling Techniques.
    Labs:
    Analyzing of APL using utilities Aqua and ACE.
    Sanity Checks of all Inputs Colleterals.
    Day 3:
    Grid Weakness Checks, Resistance Extraction.
    Labs:
    Performing PG Resistance Analysis - effective resistance of Instances, Pin Path Resistance Checks
    Missing Vias Checks,
    Analyzing Shorts,
    Disconnected Instances,
    Connectivity Checks.
    Day 4 & 5:
    Average Dubbing Calculation,
    Static Analysis Theory,
    Redhawk Static IR/EM Flow
    Labs:
    Setting Up of GSR for Static Run.
    Creation of Command run file.
    Dubbing Calculation in Static Analysis using Toggle rate.
    Dubbing Calculation in Static Analysis using BPFS.
    Doing experiments with BPFS.
    Exploration of Redhawk TCL Commands for advanced Debugging of IR Drop.
    Creation of Custom lib’s for Missing PG Arcs.
    Exploration of Redhawk Explorer.
    Exploration of Dubbing Maps.
    Package and PAD Constraints.
    Results Exploration and Debugging.
    Debugging EM Violations.
    Analyzing Hot spots.
    Analysis Battery Currents and Demands Currents.
    Day 6 & 7.
    Dynamic Vectorless Analysis
    Dynamic Flow
    Labs:
    Setting Up of GSR for Static Run.
    Creation of Command run file.
    Plotting Instance current
    Min, Max, Avg DVD in Timing Window and min DVD in Whole Simulation Cycle.
    Analysis of Switches and its equivalent reports
    Wire IR Drops
    Exploration of DVD Histograms.
    Plotting Instance Voltage Waveform.
    Plotting Switching Histograms.
    Analyzing Switching events
    Decap Density Maps
    Dynamic Voltage Drop Movie.
    Analysis Dynamic Reports
    Design Weakness Checks
    Pad Current Checks
    Decap Efficiency Checks
    Simultaneous Switching Checks
    Frequency Domain based Demand Current Checks
    Voltage Domain based Demand Current Checks
    Cross Probing Violations in Redhawk GUI
    Hotspot Analysis Summary
    DVD Check – Instance Level Debug
    Short Path Tracing of Instances
    Dubbing EM Checks
    Day 8:
    Multicycle Vectorless Analysis
    Labs:
    Correlation between Single Cycle and Multicycle analysis
    Cycle based Switching
    All labs on Dynamic Vectorless will be applicable to Multicycle
    Running Dubbing IR/EM on Volcano or ORCA_TOP
    Running Redhawk on Dubbing IR/EM Ansys Design.
    Assignments
    Labs:
    Static EM/IR Analysis.(6hrs)
    Dynamic EM/IR Vectorless Analysis Single Cycle.(6hrs)
    Dynamic EM/IR Vectorless Analysis Multi Cycle.(6 hrs)
     
    Dynamic Vectored Analysis Worst Dubbing Cycle.(6hrs)
    Dynamic Vectored Analysis Worst dpdt Cycle.(6 hrs)
    Signal EM Analysis.(3hrs)
    Low Dubbing Design Analysis(6 hrs)
Benefits of eLearning?

 

  • Access to the Instructor - Ask questions to the Instructor who taught the course
  • Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
  • Dedicated Trainer Accessible On Phone / Email / Whatsapp
  • Trainer Exp: 15 Years

Price - ₹8,000 + GST

₹8,900    (10% Off)

10 hours left to avail at this price

Edit Template

Course Highlights

Edit Template

TESTIMONIALS

What Our Students Says About Inskill

FAQ

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.