USB2.0 Protocol and USB2.0 Core verification Training

Home > Course

USB2.0 Protocol and USB2.0 Core verification Training

About Course

Course involves 2 aspects: Training on USB2.0 protocol.
USB2.0 Core functional verification using SV & UVM
Design Architecture overview
Feature listing down
Verification plan & Test plan development
Test bench Architecture
Test bench component coding
Test case coding & debug
Coverage analysis
Course also involves 4 assignments covering USB protocol and USB core verification.

Unit numberTopicDuration(mins)
1DV course labs guidance40:10
2USB2.0 protocol overview, how protocol has evolved01:43:30
3USB2.0 protocol overview, device detection, speed negotiation and device descriptors45:43
4Line states, Data transfers, Frame, microframe, USB topology, Frame format01:07:42
5USB core understanding, EP overview, core architecture, Endpoint types01:04:11
6USB core interfaces, DMA transfers, USB packet formats, Packet fields, Special packets58:55
7Isochronous, control, interrupt and bulk transfers,01:39:34
8High speed transactions - Isochronous, Bulk and interrupt transfers, USB specification reading01:21:02
9Buffer pointers, USB registers overview, USB core operation54:29
10USB DMA operation, USB transfers38:48
11revision, buffer pointers (repeat of topics) - Weekend session01:18:00
12revision, USB operation (repeat of topics) - weekend56:34
13USB test plan development - weekend01:20:27
14USB test bench development42:30
15WB and UTMI agent component coding, DUT instantiation01:07:57
16Register reset, write read testcase coding and debug01:48:28
17Register model development and integration01:16:18
18USB register testcase debug, UTMI driver coding01:18:46
19USB speed negotiation, USB Reset sequence01:32:01
20USB frame definition, USB enumeration sequence50:26
21USB configuration sequence and Interrupt handling sequence coding01:18:26
22Updating UTMI driver to drive USB frame54:14
23Debuggng the UTMI driver code for USB packet driving to the USB core51:13
24USB packet CRC error debug, Control transfer implementation57:14
25USB enumeration implementation, moving USB frame level communication to packet level communication01:33:25
26Implementing sqr-driver communication at packet level, RTL debug for test case failure01:27:18
27Setup transfer - Data phase debug01:31:16
28Isochronous transfer sequence coding and test case implementation01:21:19
29Isochronous transfer test case debug01:16:01
30Isochronous OUT transfer test case debug01:45:01
31USB bulk out and bulk in test coding and debug01:15:43
32USB bulk in test case coding and debug01:42:52
33Developing one common sequence for all testcases01:48:38
34Wishbone and SRAM interface component coding01:27:25
35UTMI monitor coding for transmit and receive interfaces01:11:57
36USB Scoreboard coding01:48:06
37Setting up regression and test case failure analysis01:21:10
38UTMI monitor update and USB scoreboard update01:22:47
39Scoreboard update for USB packet comparison01:41:33
40USB ASSIGNMENT01:09:31

 

Fee Structure
Curriculum

Course involves 2 aspects:
Training on USB2.0 protocol.
USB2.0 Core functional verification using SV & UVM
Design Architecture overview
Feature listing down
Verification plan & Test plan development
Test bench Architecture
Test bench component coding
Test case coding & debug
Coverage analysis
Course also involves 4 assignments covering USB protocol and USB core verification.

Benefits of eLearning?
  • Access to the Instructor - Ask questions to the Instructor who taught the course
  • Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
  • Dedicated Trainer Accessible On Phone / Email / Whatsapp
  • Trainer Exp: 15 Years
Edit Template

Course Highlights

Edit Template

TESTIMONIALS

What Our Students Says About Inskill

FAQ

  1. Course presentations for all topics
  2. Session notes
  3. Lab documents with detailed steps
  4. User guides