+
Introduction |
Protocol overview |
Features |
Scenarios |
Verification plan |
+
Physical layer RTL coding |
Physical layer Testbench architecture, testplan development |
UVC architecture and components |
UVC component coding |
AXI UVC, DLL-TL and PL-PHY UVC |
Testbench component integration |
UVC sequence coding for AXI, TL and PHY interface |
Testcase coding |
Testcase run and waveform analysis |
Testbench integration |
Simulations and waveform analysis |
Functional coverage analysis |
Course videos
+
Lecture 1 | PHYSICAL LAYER OVERVIEW, PL INTERFACE, TEMPLATE RTL AND TB CODING | 01:13:44 | |
Lecture 2 | PCIe PL SES2 TB component template coding. | 48:53 | |
Lecture 3 | PCIE PL SES3 LTSSM Detect to Polling.. | 34:29 | |
Lecture 4 | PCIe PL SES4 RTL coding | 02:00:16 | |
Lecture 5 | PCIe PL SES5 Polling active TS1 transmit | 01:04:52 | |
Lecture 6 | PCIe PL SES6 Polling active TS1 TS2 handshake till Configuration_state | 46:09 | |
Lecture 7 | PCIe PL SES7 Update from Single lane link to multi lane link | 28:25 | |
Lecture 8 | PCIe PL SES8 Configuration Link Width Start to accept State | 56:27 |
Benefits of eLearning:
- - Access to the Instructor - Ask questions to the Instructor who taught the course
- - Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
- - Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready