UVM Advanced training with 2 hands on projects

Home > Course

UVM Advanced training with 2 hands on Projects

About Course

UVM for Functional Verification elearning course (VG-UVM) is a 68 hours theory, 40 hours labs course offered by Sreenivasa Reddy, Founder, VLSIGuru. Course is structured to enable engineers develop skills in full breadth of UVM features in complex testbench development. UVM course is targeted for functional verification engineers with Systemverilog expertise and looking to explore advanced methodology concepts like factory, databases and register layer. The course is targeted for engineers with all experience levels, starting from a BE, ME fresher to experienced engineers. Learning starts from basic examples to complex testbench development coding, to ensure a smooth learning curve.

UVM course is divided in to 3 aspects, initally lectures focused on in depth understanding of language constructs using detailed examples, second part of lectures focused on AHB and APB protocols, UVC development for these protocols and last set of lectures focused AHB interconnect verification with all the verification starting from specification reading till functional verification closure using regression. Institute also offers more than 40+ other projects based on industry standard protocols like USB3.0, PCIe, UFS, SATA, DDR, DMA, AMBA, Bridge and Ethernet MAC etc. Student can opt for these projects at a nominal fee.

UVM constructs are learnt using more than 100+ detailed examples covering all aspects of UVM starting from base clases, uvm_root, messaging classes, policy classes, factory, configuration, resource data bases, TLM1.0, TLM2.0, sequences, sequence libraries, layered sequences, virtual sequences and sequencers, event, barrier pools and various advanced concepts like register layer, etc. AHB Interconnect design is used as a reference example to learn all above aspects of UVM. These examples cover more than 90% of questions asked in VLSI interviews.
UVM course also covers multiple hands-on verification projects based on AHB, APB, and AHB Interconnect. Learning starts from simple projects like AHB UVC development to complex design verification projects involving Functional verification of AHB Interconnect using SV & UVM. All these projects are done from scratch. Course curriculum also ensures that student also does these projects hands-on with trainer guidance as part of dedicated lab sessions.
UVM course has 15 detailed assignments. Student will be provided with 1-1 guidance in solving these assignments. Student is offered with multiple interview opportunities based on performance in assignments.
Below is salient features of UVM for Functional Verification training course.
UVM language constructs learning using 100+ detailed examples
UVC development for AHB and APB protocols
AHB Interconnect verification
20+ detailed assignments covering all aspects of UVM

Demo Videos
 
Unit NumberTopicDuration (Mins)
1UVM TB Simulation on EDA PLAYGROUND19
2Agenda, course schedule11
3What is UVM17
4Need for methodology43
5UVM overview, OOP basics27
6UVM TB architecture14
7Factory basics12
8UVM TB example49
9Memory TB development115
10Memory TB development : Coverage, Monitor87
11Memory TB development : Testcase coding137
12UVM Questions60
13Doubts, Sequence layering70
14UVM Root31
15objection basics20
16revision, UVM base classes30
17Command line processor21
18Student Doubt Clarification3
19UVM TB example contd, Objections149
20revision, Question-answers55
21reporting classes58
22UVM phases30
23UVM command phases - Question & answers16
24Factory:19
25Factory (uvm_factory)19
26Revision62
27UVM scheduled phases - run sub phases3
28Factory, TB Development88
29UVM config DB80
30question - answers and revision16
31configuration database (config_db)50
32resource db109
33TLM Basics, TLM Push model48
34revision, questions, config_db24
35TLM TB connection types23
36TLM Connection assignment solution61
37TLM - Pull, FIFO and Broadcast model82
38TLM TB connection types22
39TLM Connection assignment solution61
40Driver - Sqr communication17
41Test library, Sequnece library, Sequence-Sequencer relation84
42default_sequence in UVM sequencer22
43sequence, virtual sequencer32
44Virtual sequencer and virtual sequences111
45UVM doubt clarification47
46Asynchronous FIFO UVM TB Development107
47Asynchronous FIFO TB : Scoreboard development, virtual sequencer80
48APB39
49APB UVC and TB template development44
50APB UVC sequence and test case coding and debug66
51AHB protocol introduction6
52AHB protocol basics19
53AHB Basics, AHB system architecture15
54AHB transfer phases16
55Handshaking7
56Arbitration phase14
57AHB transfer timing diagrams31
58Signal decoding26
59AHB transaction example10
60AHB Burst transfers16
61AHB features, aligned transfers, wrap transfers58
62Questions, revision32
63Features: Address decoding15
64AHB master signals20
65AHB features: Early burst termination8
66Two cycle response8
67AHB arbitration, Split, retry28
68Exclusive transfers17
69AHB UVC: Type of UVC, TB Development using UVC18
70AHB UVC template development15
71AHB UVC functional development13
72revision, questions, AHB transaction coding advanced aspects50
73AHB Driver coding69
74AHB Responder coding32
75AHB monitor coding:36
76AHB interface coding44
77revision, AHB responder update, AHB UVC issue summary33
78question, answers8
79AHB UVC issue debugging112
80AHB UVC scoreboard coding33
81Assertion coding for AHB protocol16
82AHB UVC - Implementing functional testcases30
83Developing more functional testcases60
84AHB interview questions15
85Revision, AHB interconnect SOC and IP level verification overview6
86AHB Sequence library50
87AHB LITE UVC Development26
88AHB interconnect verification212
89Revision, AHB I/C feature listing down20
90AHB scoreboard110
91UVM advanced topics, revision16
92Different types of sequences88
93Different styles of sequence coding55
94Virtual sequencer and virtual sequences111
95Sequence execution: UVM scheduled phases30
96UVM doubt clarification47
97interview questions15
98TLM2.0120
99Synchronization classes77
100UVM callbacks45
101UVM heartbeat52
102UVM report catcher23
103revision, phase jumping55
104policy classes78
105UVM RAL - Register model168
106Register Model usage111
107USB Register model coding62
Curriculum

AHB Interconnect model used as a reference design to learn all the aspects of complex UVM based Testbench setup
AHB Interconnect will be verified from scratch while teaching all aspects of UVM
UVM/OVM TB Architecture
UVM Root
UVM Class Library, Macros, Utilities
UVM Factory
Config_db, Resource_db
Command line processor
Synchronization classes
uvm_barrier
uvm_event
Container classes
Policy classes
uvm_printer
uvm_recorder
uvm_packer
uvm_comparer
UVM Components, Comparators
Sequences, Sequencers
Sequence library
virtual sequencer and sequences
Stimulus Modelling, Sequences & Sequencers
Creating UVCs and Environment
Simulation Phases
Scheduled phases
TLM1.0
Push
Pull
FIFO
Analysis
TLM2.0
Blocking transport
Non-blocking transport
Configuring TB Environment
Objections
Register Layer, Configuration DB & Resource DB
Connecting multiple UVCs
Creating TB infrastructure
uvm_heartbeat
uvm_report_catcher
Phase jumping
uvm_domain
AHB Protocol
AHB System architecture
Features
Signals
Timing Diagrams
AHB UVC Architecture
AHB UVC Component Coding
AHB UVC Sequence & Test Development
AHB Interconnect Testbench Architecture
AHB UVC & APB UVC in Interconnect Testbench setup
VIP Component Coding
Verification Component Coding
Testcase & virtual sequence Development & Debug
Listing down registers
Creating Register Model
Integrating Register Model in to Testbench
Using Register Model to create tests
Using Register Model in scoreboard
UVC Development for AXI Protocol
PCIe LTSSM FSM Verification
Register Model Development for SPI Core

Benefits of eLearning?
  • Access to the Instructor - Ask questions to the Instructor who taught the course
  • Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
  • Dedicated Trainer Accessible On Phone / Email / Whatsapp
  • Trainer Exp
    15 Years

Price - ₹15,000 + GST

₹20,000    (25% Off)

10 hours left to avail at this price

Edit Template

Course Highlights

Edit Template

TESTIMONIALS

What Our Students Says About Inskill

FAQ

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.

Lorem ipsum dolor sit amet, consectetur adipisicing elit. Optio, neque qui velit. Magni dolorum quidem ipsam eligendi, totam, facilis laudantium cum accusamus ullam voluptatibus commodi numquam, error, est. Ea, consequatur.