LPDDR5(X) protocol training

Home > Course

LPDDR5(X) protocol training

About Course
  1. WCK Clocking
  2. Initialization and Training
  3. LPDDR5 State Diagram
  4. Mode Register Definition
  5. LPDDR5 Operations
  6. Command Constraint and AC timing
  7. AC Timing

Die configuration, Package ballout, Pin Definition

 
Demo Videos
Curriculum

Features
Functional Description
Pad Definition and Description
Pin per byte
LPDDR5/LPDDR5X Bank Architecture
LPDDR5 Address Translation Table
Bank architecture transition
Burst Operation
LPDDR5 SDRAM Addressing
Speed Grade
Burst Sequence
Power-up, Initialization and Power-off Procedure
Voltage Ramp and Device Initialization
Dual VDD2 Rail setting (MR13 OP[7]) and its change
Reset Initialization with Stable Power
Power-off Sequence
Uncontrolled Power-off Sequence
Training
ZQ Calibration
ZQ Reset
Multi-die Package Considerations
ZQ External Resistor, Tolerance, and Capacitive Loading
Flow Chart Examples
Command Bus Training
Three Physical Mode Register
Command Bus Training Mode1
Command Bus Training Mode1 (FSP with DVFSQ enable)
Command Bus Training Mode2
Command Bus Training Mode2 (FSP with DVFSQ enable)
CA VREF Training
DQ VREF Training
WCK2CK Leveling
Write-leveling called in LPDDR4
Duty Cycle Adjuster (DCA)
Duty Cycle Adjuster Range
Relationship between WCK waveform and DCA Code Change
The relationship between DCA Code Change and DQ output/RDQS timing
Read DCA (Duty Cycle Adjuster)
Duty Cycle Monitor (DCM)
READ DQ Calibration
WCK-DQ Training
RDQS Toggle Mode
Enhanced RDQS Training Mode
Read/Write-based WCK-RDQS_t Training
Rx Offset Calibration Training
Mode Register Assignment and Definition
Mode Register Assignment and Definition in LPDDR5
Mode Register Assignment and Definition in LPDDR5X
Mode Register Definition
Truth Table
Command Truth Table
WCK Operation
WCK2CK Synchronization operation
Row Operation
Read/Write Operation
Refresh Operation
Other Operation
Reliability & Power-optimization
Dynamic Voltage and Frequency Scaling (DVFS)
Data Copy Low Power Function
Write X operation
Post Package Repair (PPR)
Refresh Management Command
Refresh Management Enhancement (ARFM)
Decision Feedback Equalization (DFE)
Link ECC
Single-ended mode for Clock, Write Clock, and RDQS
Enhanced WCK Always On Mode
Pre-Emphasis for DQ output
Rank to Rank AC Parameter
Effective Burst Length (BL/n) Definition
Command Timing Constraints
Read to Write Timing (tRTW)
Auto Precharge Command Timing Constraints
CAS Command Timing Constraints
Training Related Timing Constraints
MRR/MRW Timing Constraints
Rank to Rank Command Timing Constraints
Core AC Timing Parameters by Speed Grade
Mode Register Assignment and Definition in LPDDR5
Core AC Timing Parameters for LPDDR5X

Benefits of eLearning?
  • Access to the Instructor - Ask questions to the Instructor who taught the course
  • Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
  • Dedicated Trainer Accessible On Phone / Email / Whatsapp
  • Trainer Exp: 15 Years

Price - ₹7,000 + GST

₹10,000    (30% Off)

10 hours left to avail at this price

Edit Template

Course Highlights

Edit Template

TESTIMONIALS

What Our Students Says About Inskill

DFT Training FAQ

  1. Course presentations for all topics
  2. Session notes
  3. Lab documents with detailed steps
  4. User guides

Course does not have any pre-requisites. However any exposure to Digital design, VLSI design flow is an added advantage.

  • Each session of course is recorded, missed session videos will be shared

  1. Yes, You will have option to view the recorded videos of course for the sessions missed
  2. You will have option to repeat the course any time in next 1 year

  1. Yes, Course fee also includes support for doubt clarification sessions even after course completion
  2. You have option to mail you queries
  3. Option to meet in person to clarify doubts