Power Aware(Low power) Verification Training
Home > Course
Power Aware(Low power) Verification Training
- Course Duration: 9 Hours
- 4.6 Star (Rating)
- 150+ (Student Enrolled till Now)
About Course
Power consumption is significant aspect of increasingly complex SOCs, which are typically used for portable systems. Low power design techniques helps identify the power behavior and minimise the power consumption. Both portable and non-portable systems, requires efficient power management techniques.
This course introduces IEEE 1801 UPF for specifying the idle power management architecture.
Student will learn SoC power domain architecture , in UPF how to define power intent - supply_port, supply_net, power cells like power switches, isolation cells, level shifters , retention cells, power state table and gating logic. They will also learn how to update a design for the power intent, run the simulation to analyse the power behavior.
Demo Videos
| Unit Number | Topic | Duration (Mins) |
| 1 | Low power UPF training agenda | 3 |
| 2 | What is power management? | 28 |
| 3 | Types of power consumption? | 21 |
| 4 | Low power techniques | 52 |
| 5 | Clock gating | 3 |
| 6 | SOC power architecture | 43 |
| 7 | Revision | 21 |
| 8 | UPF concepts | 24 |
| 9 | Functional intent Vs Power intent | 7 |
| 10 | State retention | 47 |
| 11 | UPF power intent commands | 53 |
| 12 | Revision | 25 |
| 13 | Memory controller UPF strategy | 26 |
| 14 | Memory ctrl testbench setup | 79 |
| 15 | Memory controller power aware simulation debug | 120 |
Curriculum
| Power Management – Need for low power |
| Types of Power consumption |
| Understanding CMOS and FinFET technology w.r.t types of power consumption |
| Impact of technology shrinking on Vt |
| Technology Scaling Vs Power |
| Low power techniques |
| Leakage power reduction techniques |
| Dynamic power reduction techniques |
| Understanding power architecture of SOC |
| PMIC: Power Management Integrated Circuit |
| PMU – Power management unit |
| PMIC and SOC interfacing |
| CPUSS – power architecture |
| Verification goals in power aware simulations |
| UPF History and commands |
| UPF Design Data Flow |
| Functional Intent Vs Power Intent |
| Power Intent |
| Power Domain |
Retention register design
|
| Storing the data during block power-down (Power Gating) |
| Memory Retention methods |
| Power Distribution |
| Power states |
| Sim states |
| Verification of state retention logic in RTL |
| UPF Power intent commands |
| Steps for running power aware simulations |
| UPF TB setup |
| Memory controller architecture |
| Memory controller low power verification setup |
| Running low power simulations |
| Low power simulations issues. |
| Debugging low power issues |
| Low power assertions and coverage |
Benefits of eLearning?
- Access to the Instructor - Ask questions to the Instructor who taught the course
- Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
- Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
- Dedicated Trainer Accessible On Phone / Email / Whatsapp
- Trainer Exp: 15 Years
Course Highlights
- 1-1 mentor support
- Mentor guidance support for assignments
- Multiple mock interviews
- Dedicated live support sessions over weekends
TESTIMONIALS
What Our Students Says About Inskill
To start up career in VLSI domain,
Inskill is best Platform with both Offline and Online flexibility.
Trainers and Mentors having wonderful teaching style where they clear the concepts and doubts from basics. Also, got placement support from institute. Study materials provided to us are well structured.
Thank you so much to Trainers , Mentors and Admins who supports me a lot. Once again,
I thank VLSI guru training institute for helping me to start my career in VLSI Domain.
Best Institute for VLSI DOMAIN. The Faculty is friendly.
In videos Srinivas Sir is the best in teaching.
The Lab Session are very very Good They will clear your all the doubts.
They Conduct PPT presentations Session for students for real experience and
Mock iAnd thanks to srinivas Reddy sir and monahar sir to solve my issuenterviews
And thanks to srinivas Reddy sir and monahar sir to solve my issue.
I have taken training at VLSIGURU for Design and functional verification course through online,
where i got more practical knowledge then usual syllabuses.
I was very much satisfied learning at this training institute.
Especially with the way of teaching, they gave individual attention for each and every students and i had a very good experience
which brought me some confidence for facing any trouble to learn any topics they clarify each stages in training period.
every sessions recorded and can be accessed through their website when required.
The institute also provided hands-on experience with the required tools and provide online access as well.
This institute has highly well experienced real time working professionals as trainers.
thanks to VLSIGURU institute.
I have taken training at VLSIGURU for Design and Verification course through online.
They have very experienced faculty with industrial knowledge.
The trainers explained every concept from the very basic to core concepts with good explanation.
Every doubt has been clarified with patience and in detail.
Every session os recorded and can be accessed through their website when required.
The institute also provided hands-on experience with the required tools and provided online access as well.
VLSIGURU institute also provided lab support to solve and get experience with the tool and gain knowledge on core concepts.
Interview preparation sessions has also been conducted along with mock interviews and training sessions.
It is the best institute to gain knowledge in core domain with affordable prices.
I Thank VLSIGURU for helping me to gain knowledge in the core domain.
FAQ
- Course presentations for all topics
- Session notes
- Lab documents with detailed steps
- User guides
- DV engineers who wants to diversify their verification domain expertise.
- Understanding of SoC architectures, Verification of designs.
- Yes. It is issued once student completes all the course assignments.