USB2 USB3x Protocol Training

Home > Course

USB2 USB3x protocol Training

About Course

USB4 protocol is the next generation of USB3.2. USB4 works at 40Gbps. USB4 functionality is implemented using various layers including Configuration layer, Link layer and Physical layer.

USB4 protocol training is a 6 weeks course, provides the participants with good perspective of USB4 architecture, various components in USB4 topology, Configuration spaces, in-depth understanding of various layers in USB4 with their detailed functionality, PHY aspects of USB4, Host interface, USB3 Tunnelling and Interoperability with Thunderbolt 3 . Course also gives basic overview of functional verification approach for USB4 controller, however this course does not involve any TB development or the coding. Course also involves 6 detailed assignments to ensure the participants are able to access their learning from the course.

Course completion certificate will be issued based on candidates performance in the evaluation test at the end of the course.

Demo Videos
  • Unit NumberTopicDuration (Mins)
    1USB Training Agenda4
    2USB protocol overview13
    3Protocol basics28
    4USB protocol.16
    5USB2.0 protocol overview, detection, speed negotiation, packets65
    6USB2.0 enumeration, Host-device communication65
    7USB questions14
    8USB2.0 core architecture75
    9USB HS Packets39
    10USB transfer types, BW management, USB2.0 shortcomings95
    11HS USB transactions33
    12USB Split Transactions44
    13USB3.x introduction.29
    14Revision, question & answers28
    15USB3.x enhancements25
    16USB3.x topology14
    17USB naming conventions10
    18USB SS architecture23
    19USB layered model.2
    20USB layered model.17
    21Physical layer, Link layer and Protocol layer overview.28
    22USB topology components.14
    23USB data flow after device connection16
    24SS Data flow model.49
    25Enhanced superspeed packets32
    26Link control word.24
    27Questions, agenda13
    28USB SS packet types38
    29Link management packet45
    30Transaction packet.50
    31Data packets.19
    32Link layer packets.45
    33Revision , header packet flow control38
    34Burst transactions.26
    35Revision, burst transactions14
    36Superspeedplus transaction reordering26
    37TP and DP responses46
    38Bulkin, bulk out transactions, NumP38
    39Bulk streaming protocol.66
    40Bulk in , out streaming protocol195
    41Control transfers43
    42USB SS Interrupt transfers.35
    43Isochronous transfers.34
    44Timing parameters.12
    45Link Layer.51
    46Link commands.52
    47Header packet flow control, error recovery.26
    48Header sequence number advertisement.26
    49General rules for LCRD_x and LGOOD_n usage33
    50Transmitter timers19
    51Link power management and flow34
    52Link error rules and recovery.26
    53Error recovery22
    54Error recovery.2
    55Reset types17
    56LTSSM68
    57Physical Layer.37
    58Gen2 Encoding14
    59Special symbols significance in LTSSM68
    60Device framework.22
    61USB4 protocol summary83
    62USB3 Gen X Tunneling9
    63USB3 Gen T Tunneling6
Curriculum

USB4 system description
Routers
Adapters
USB4 ports and Links
USB4 devices
USB4 host
Re-timers
Connection manager
USB4 power
USB4 system configuration
USB4 Functional Stack
Electrical Layer
Logical Layer
Transport Layer
Configuration Layer
Protocol Adapter Layer
USB4 Fabric Topology
Paths
Communication Constructs
USB4 Link
Sideband Channel
USB4 Host-to-Host Communications
Programming Model
Connection Manager
Configuration Spaces
Operations
Time Synchronization
USB4 Fabric Data Integrity
Global Life of a Router
Protocol Tunneling
USB3 Tunneling
Display Tunneling
PCIe Tunneling
Host Interface Adapter
Sideband Channel
Transactions
Symbols
Transactions
SB Register Space
Lane Initialization
Phase 1 – Determination of Initial Conditions
Phase 2 – Router Detection
Phase 3 – Determination of USB4 Port Characteristics
Phase 4 – Lane Parameters Synchronization and Transmit Start
Phase 5 – Link Equalization
Logical Layer State Machine
Lane Adapter State Machine
Disabled
CLd
Training
CL0
Lane Bonding
Low Power (CL0s, CL1, and CL2)
USB4 Link Transitions
Transition from One Single-Lane Link to Two Single-Lane Links
Transition from Two Single-Lane Links to Dual-Lane Link
Transition from Dual-Lane Link to Two Single-Lane Links
Transition from Two Single-Lane Links to One Single-Lane Link
Logical Layer Link State
USB4 Link Encoding
Lane Distribution
Symbol Encoding
Symbol Encoding of Transport Layer Bytes
Ordered Sets
Bit Swap
Sync Bits
Data Symbol Payload
Ordered Set Symbol Payload
Scrambling
RS-FEC
RS-FEC Activation and Deactivation
Pre-coding
USB4 Link Operation
Start of Data
Error Cases and Recovery
Clock Compensation and SKIP
Dual-Lane Skew
Disconnect
Upstream Facing Port Disconnect
Downstream Port Disconnect
Lane Adapter Disable and Enable
Disabled Adapter is the Upstream Adapter
Disabled Adapter is not the Upstream Adapter
Time Sync Notification Ordered Set (TSNOS)
Sleep and Wake
Entry to Sleep
Behavior in Sleep State
Wake Events
Exit from Sleep
Timing Parameters
Transport Layer Packets
Bit/Byte Conventions
Format
Header
Payload Padding
Error Correction Code (ECC)
Transport Layer Packets
Tunneled Packets
Control Packets
Link Management Packets
Effect of Link State on Transport Layer Packets
Minimum Headers Gap
Routing
Adapter Numbering Rules
HopID Rules
Routing Tables
Routing Rules
Control Packets
Link Management Packets
Tunneled Packets
Routing Example
Connectivity Rules
Quality of Service (QOS)
Packet Ordering
Flow Control
Ingress Adapter
Egress Adapter
Credit Counter Synchronization
Bandwidth Arbitration and Priority
Scheduling
Packet Forwarding Delay Jitter
Path Tear-down
Egress Adapter
Ingress Adapter
Timing Parameters
USB4 overview
USB Enhanced SS overview
USB4 updates from USB3.2
USB type C connector
USB4 pinout
USB4 links
Symmetric link
Asymmetric link
USB4 architecture overview
USB4 Domain
Connection manager
USB4 host
Routers
Adapters
Protocol adapters
Lane adapters
Control adapters
Numbering rules
USB4 ports and links
USB4 devices
Peripheral device
Hub
USB4 based dock
Retimers
USB4 topology ID assignment
USB4 functional stack – layers
Electrical layer
Logical layer
Transport layer
Configuration layer
Protocol adapter layer
USB4 packets
Control packets
Tunneled packets
Link management packets
Low speed link transitions
LFPS – Low frequency periodic signaling
Ordered sets
Packets generated in different layers
Packet routing in USB4 topology
Route string
Hop ID
Configuration spaces
Router CS
Adapter CS
Path CS
Counter CS
Logical layer
Sideband channel
Logical layer state machine
USB4 link encoding
USB4 link operation
Sleep and wake
Timing parameters
Transport layer
Transport layer packets
Routing
Quality of service
Timing parameters
Configuration layer
Domain topology
Router addressing
Router states
Control packet protocol
Notification events
Router enumeration
USB4 Tunneling
USB4 Adapter layer
PCIe Tunneling
PCIe Adapter Protocol stack
PCIe Adapter states
Interfaces
System flows
Encapsulation
Displayport Tunneling
DP Adapter Protocol stack
DP Adapter states
Interfaces
System flows
Router connect and disconnect flow
Hot plug connect flow
Hot unplug connect flow
USB4 v2.0 – Gen4 Lane initialization and training
Link initialization phases 1 to 5
USB type C power delivery protocol
Configuration channel
PD control messages
PD data messages
QOS
Credit tracking
Egress adapter
Bandwidth arbitration and priority
Time synchronization
Interoperability with Thunderbolt

Benefits of eLearning?
  • Access to the Instructor - Ask questions to the Instructor who taught the course
  • Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
  • Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready
Course Instructor
  • Dedicated Trainer Accessible On Phone / Email / Whatsapp
  • Trainer Exp: 15 Years

Price - ₹9,000 + GST

₹10,000    (10% Off)

10 hours left to avail at this price

Edit Template

Course Highlights

Edit Template

TESTIMONIALS

What Our Students Says About Inskill

FAQ

  1. Course presentations for all topics
  2. Session notes
  3. Lab documents with detailed steps
  4. User guides

  1. Exposure to standard bus protocols
  2. Exposure to Testbench component coding using SystemVerilog

  1. Each session of course is recorded, missed session videos will be shared

  1. Option to view the rideosecorded v of course for the sessions missed
  2. You will have option to repeat the course any time in next 1 year

 

  1. Yes, Course fee also includes support for doubt clarification sessions even after course completion
  2. You have option to mail you queries
  3. Option to meet in person to clarify doubts