+
Overview |
Env Setup |
Special Variables |
Data Types |
Variables |
Operators |
Decisions |
Loops |
Arrays, Strings, Lists, Dictionary |
History and Redoing of commands |
String Pattern Matching commands |
+
Unit 1: File Operations |
Lab 1: Scripts on file operations. |
Unit 2 : Usage of redirect command |
Lab 2 : Execution of redirect commands |
Unit 3 : Control Flow, Math Functions |
Lab 3 : Execution of Control Flow, Maths Functions. |
Unit 4: Procedures |
Lab 4 : Writing own Procedural commands. |
Unit 5: Procedures with positional arguments |
Lab 5: Writing own Procedures with positional arguments |
Unit 6 : Procedures with non positional arguments (switch based procedures) |
Lab 6 : Writing own Procedures with non positional arguments. |
Unit 7: Object Classes and Design Objects |
Lab 7 : Commands to handles design objects |
Unit 8 : Collections |
Lab 8 : Commands to handle Collections |
Unit 9 : Design objects Collection and its attributes |
Lab 9 : Scripts on collections and its attributes |
Unit 10 : Linking design objects with another design objects. |
Lab 10: Scripts on linking design objects with another design objects. |
Unit 11 : Filtering applications on design objects. |
Lab 11 : Scripts on filtering applications |
Lab 12: Script to get gate count of full chip. |
Lab 13: Script for macro placement. |
Lab 14: Script for finding high fan out nets |
Lab 15: Script on ECO fixing like inserting buffers on high fan out nets |
Lab 16: Script on inserting antenna diodes to fix antenna violations. |
+
Script to write customize pin placement. |
Script to write TCL file to execute some set of command from the collection (it can be a file or variable). |
Script to find shorted (nets having shorts) nets. |
Script to improve the routing of bad nets. |
Script to insert buffer to all endpoints having hold violations. |
Script to resolve overlapping even after legalize placement. |
Script for handling logs from different Synopsys tools. |
Script to report endpoints and start points slack of top 1000 failing paths |
Script to get a list of the register sinks for a clock |
Script to return all the instance pins that are in timing path. |
Script to report slack and difference between clock arrival time at launch and capture clocks. |
Script to report logics between reg to reg path. This script can be modified for different path groups. |
Script to find the number of logic levels(combinational) in a timing path or group of timing paths. |
Script to report worst slack for all clock group. |
Dedicated projects based on audience requirements |
+
Assignments based on TCL flow automation for various aspects of VLSI backend flow. |
Course videos
+
Lecture 1 | TCL Session1 | 56:38 | |
Lecture 2 | TCL Session2 | 02:05:38 | |
Lecture 3 | TCL Session3 | 02:03:33 | |
Lecture 4 | TCL Session4 | 01:51:19 | |
Lecture 5 | TCL Session5 | 01:47:51 | |
Lecture 6 | TCL Session6 | 01:50:45 | |
Lecture 7 | TCL Session7 | 02:02:09 | |
Lecture 8 | TCL Session8 | 02:57:35 |
Benefits of eLearning:
- - Access to the Instructor - Ask questions to the Instructor who taught the course
- - Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
- - Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready