+
Introduction |
Protocol overview |
Features |
Scenarios |
Verification plan |
+
Transaction layer RTL coding |
TL Testbench architecture, testplan development |
UVC architecture and components |
UVC component coding |
AXI UVC, TL-DLL UVC |
Testbench component integration |
UVC sequence coding for AXI and DLL interface |
Testcase coding |
Testcase run and waveform analysis |
Testbench integration |
Simulations and waveform analysis |
Functional coverage analysis |
Course videos
+
Unit 1 | PCIe TL DV SES1 | 01:08:18 | |
Unit 2 | PCIe TL DV SES2 | 01:17:15 | |
Unit 3 | PCIe TL DV SES3 | 01:31:20 | |
Unit 4 | PCIe TL DV SES4 | 01:27:51 | |
Unit 5 | PCIe DV TL Ses5 | 01:08:48 | |
Unit 6 | PCIe DV TL Ses6 | 01:20:18 | |
Unit 7 | PCIe DV TL Ses7 | 01:02:46 | |
Unit 8 | PCIe DV TL Ses8 | 01:02:46 | |
Unit 9 | PCIe DV TL Ses8 | 01:32:39 | |
Unit 10 | PCIe DV TL Ses9 | 01:12:06 | |
Unit 11 | PCIe DV TL Ses10 | 01:13:06 | |
Unit 12 | PCIe DV TL Ses11 | 01:12:43 |
Benefits of eLearning:
- - Access to the Instructor - Ask questions to the Instructor who taught the course
- - Available 24/7 - VLSIGuru eLearning courses are available when and where you need them
- - Learn at Your Pace - VLSIGuru eLearning courses are self-paced, so you can proceed when you're ready